We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

ASIC Verification Engineer

Cisco Systems, Inc.
paid time off
United States, California, San Jose
170 W Tasman Dr (Show on map)
Nov 23, 2024
The application window is expected to close on: 11/27/2024.
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
Meet the Team
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Join us and take part in shaping Cisco's revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
You will work with front-end RTL Design and Verification teams and Architects to understand chip architecture and drive design verification requirements. You'll work with SDK and Software teams as part of ASIC development to create a flawless handshake between hardware and software functionalities and qualify use-case requirements. You'll also have the opportunity to work with systems-testing teams during post-silicon validation efforts to bring-up, debug and qualify the ASIC in deployment-mode applications.
Your Impact
You have the ability to tackle problems of moderate scope involving multiple modules. You have an understanding of product level architecture. You promote team collaboration and communicate clearly among team members. You continuously seek out feedback to promote your professional development and growth. You work well both independently or with established guidelines and procedures
Minimum Qualifications:
  • BSEE/CS combined with 4+ years of related experience.
  • 4+ Years post graduate hands on experience with System Verilog / UVM programming
  • 4+ Years post graduate ASIC Verification processes, methodologies, flows and tools
  • Experience with scripting languages Python or Perl
  • Previous experience in debugging
  • Experience working on Linux / Unix
Preferred Qualifications:
  • MSEE/CS combined with 3+ years of related experience
  • Understanding of Networking technologies and concepts
  • Experience with Formal verification
  • Experience with Post-silicon lab bring-up
  • Experience with C/C++ Programming
#WeAreCisco
#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.
Our passion is connection-we celebrate our employees' diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.
We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer-80 hours each year-allows us to give back to causes we are passionate about, and nearly 86% do!
Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!
Applied = 0

(web-5584d87848-9vqxv)