We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Principal Design Verification Engineer

Marvell Semiconductor, Inc.
paid time off, flex time, 401(k)
United States, Massachusetts, Westborough
Feb 13, 2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Custom Compute & Storage (CCS) Business Unit, is one of Marvell's fastest growing business units. In CCS, we focus on helping our customers with their custom designs for cloud-based AI applications as well as customers in the enterprise and carrier markets.

What You Can Expect

  • Develop and execute verification plans for PCIe Gen6 and CXL interfaces.
  • Create and maintain testbenches and test cases.
  • Perform functional and performance verification.
  • Debug and resolve design and verification issues.
  • Collaborate with design and architecture teams to ensure verification coverage.

Other Skills:

  • Excellent problem-solving and analytical skills.
  • Strong communication and teamwork abilities.
  • Ability to mentor junior engineers and lead verification projects.

What We're Looking For

  • Bachelor's degree in Computer Science, Electrical Engineering, or related fields and 10-15 years of related professional experience.
  • Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
  • Proficiency in SystemVerilog and UVM (Universal Verification Methodology).
  • Strong understanding of PCIe Gen6 and CXL protocols.
  • Experience using 3rd party PCIe VIP (Verification IP).
  • Experience with simulation tools (e.g., VCS).
  • Knowledge of scripting languages (Python, Perl, TCL).

Expected Base Pay Range (USD)

165,000 - 244,200, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

#LI-MM1
Applied = 0

(web-7d594f9859-2nzb9)